

AN11183

Mounting and soldering of RF transistors in overmolded plastic packages

Rev. 7 — 14 August 2023

AMPLEON

Application note

Document information

Info	Content
Keywords	Overmolded Plastic (OMP) packages, heat sink, footprint, surface mount, reflow soldering, component handling, exposed heat spreader, SMDP, NSMDP
Abstract	This application note provides a general mounting recommendation/guideline suitable for plastic overmolded packages

Revision history

Rev	Date	Description
AN11183#7	20231408	Added LGA12x8 in Table 5.
AN11183#6	20230127	Modifications; <ul style="list-style-type: none"> Chapter 4.1.1 added info for PQFN, increase solder volume in some cases.
AN11183#5	20220915	Modifications; <ul style="list-style-type: none"> Table 1 range 150 μm to 200 μm (was 150μm). Table 5 added packages DFN 7x6.5, DFN 4.5x4 and OMP1.
AN11183#4	20220202	Modifications; <ul style="list-style-type: none"> Chapter 3.1.1.1, Heatsink cavity; added Fig.14 Chapter 6, Reflow solder process; added three phase explanation. Chapter 6.2, updated table 5
AN11183#3	20190627	Overall revision, include new package platforms: PQFN/LGA.
AN11183#2	20160302	Modifications; <ul style="list-style-type: none"> The format of this document has been redesigned to comply with the new identity guidelines of Ampleon. Legal texts have been adapted to the new company name where appropriate.
AN11183#1	20121106	Initial version.

Contact information

For more information, please visit: <http://www.ampleon.com>

For sales office addresses, please visit: <http://www.ampleon.com/sales>

1. Introduction

1.1 General (mounting recommendations RF power)

This document is intended to guide and advice customers in ways how to solder overmolded packages RF Power transistors. Each customer has its own way of designing application boards and assembly of the devices, so therefore not possible to cover all specific requirements.

1.2 Definition

The following words in this document:

- “Heat sink” refers to the heat sink located under the PCB, the application heat sink forms the part of the thermal path that carries heat away from the device to the cooling air.
- “Exposed heat spreader” or flange refers to the exposed metal underneath the plastic over molded devices (or Cu base), is designed for attachment to the customer board.
- “Printed Circuit Board (PCB)” refers to the electrical interconnection between the RF power devices and other electrical components that are part of a PA.
- "Foot Print or Solder land" refers to the area on which to solder the device.

1.3 Main product groups

The IC package provides a means for connecting the package to the external environment, such as printed circuit board, via leads, lands, balls or pins; and protection against threats such as mechanical impact, chemical contamination and light exposure. Additionally, it has a key role to dissipate heat produced by the device.

This document covers the different overmolded packages families offered by Ampleon, grouped by lead and leadless packages.

1.3.1 Lead packages

1.3.1.1 OMP

Overmolded Package (OMP) is a lead frame based plastic package having leads protruding from the side portion of the package and a bottom metal flange for high-power thermal dissipation.

Straight leads devices are designed to be reflowed into a cavity with the source contact soldered to a pallet or coin and the leads soldered to the PCB, gull wing versions are designed for customers using surface mount assembly.





Figure 1. Typical OMP packages gull wing and straight leads versions

1.3.1.2 TO

Smaller version of OMP package






Figure 2. Typical TO package; gullwing and straight leads versions; top and bottom view

1.3.2 Leadless packages

1.3.2.1 PQFN

Power Quad Flat No-Lead (PQFN) is designed primarily for board-mounted power applications. Instead of leads, it uses metal lands around the periphery of the bottom of the package body for electrical connection to the outside world, includes large planes for grounding and high-power thermal dissipation.




Figure 3. Typical PQFN package top and bottom view

1.3.2.2 HVSON (DFN)

Dual flat no leads, similar to Quad Flat No-Lead (QFN), except that the latter has lands all around the periphery of the package instead of just two sides like the DFN.

Due to its lower package thickness it's intended for lower power applications.




Figure 4. Typical HVSON package top and bottom view

1.3.2.3 LGA

Land grid array (LGA) packages is a surface mount device. These are leadless packages with electrical connections made via lands on the bottom side of the component to the

Mounting and soldering of RF transistors in overmolded plastic packages

surface of the connecting substrate (PCB). The LGA is typically made with overmolded organic laminate as substrate with ENIG (Nickel-Palladium-Gold)-plated terminals.




Figure 5. Typical LGA packages, top and bottom view

2. Application board

Types of boards

Depending on the power management, and device type there are number of different configurations, below some of the most common ones.

2.1 Lead packages




Figure 6. PCB bonded to a heat sink with a pedestal, intended for gullwing high power packages




Figure 7. PCB with vias bonded to a heat sink, intended for gullwing low power packages



Figure 8. PCB bonded to a heat sink with a cavity, intended for straight leads package

2.2 Leadless packages



Figure 9. PCB with vias




Figure 10. PCB with embedded Copper coin

3. Board Design

3.1 PCB land pad design

Design should satisfy requirements for electrical, thermal and reliability performance, board level assembly and board level testing.

The dimensions given in this section are for the solderable portion of the PCB /package.

3.1.1 Straight leads packages




Figure 11. OMP straight leads package cross section view

Looking to the cross section view of an OMP package (Figure 12) we recommend the outside edge of the solder pad should be longer than the outside tip of the leads by a minimum of 0.25 mm.

The pad area should be at least 0.15 mm from the edge of the cavity (pull back), PCB manufacturer should provide a design rule on this dimension.




Figure 12. OMP straight leads package cross section view detail

3.1.1.1 Heatsink cavity

The heat sink design depends primarily on dissipated heat and on the other components located on the PCB. These vary from one application to another, therefore no general recommendations on the size and thickness of the heat sink.

The package body is placed through an aperture in the PCB onto the heat sink.

The dimensions of the aperture in the PCB should be such that the package can be easily inserted through it by manual or automatic processes.

Cavity width/length opening (C, [Figure 13](#)).

$C = \text{Nominal cavity aperture dimension (X\&Y directions)} = \text{Maximum molded body size} + \text{Pick \& Place placement capability} + \text{cavity tolerance}/2.$




Figure 13. PCB Cavity aperture X & Y directions

Heatsink cavity depth [Figure 14](#).

Heatsink cavity depth (D) = Package Stand off (ST) + Preform thickness (P) – solder thickness under lead (L) - Gap lead to solder before reflow (G).

Typical recommended values:

- Preform thickness (P) = 200 - 400 microns.
- Solder thickness under lead (L) = 150 microns.
- Gap lead to solder before reflow = 0 to 100 microns.




Figure 14. Heatsink cavity depth

Due to its importance factor on product performance and product reliability this dimension tolerance should be minimized as much as possible, Ampleon recommends a maximum cavity depth tolerance of +/- 0.08 mm.

We also advice to limit bottom surface roughness ($R_a < 6$ microns).

All of these parameters will vary due to their tolerances. Determining the cavity depth is a simple calculation of a worst-case tolerance stack up; however it might end up in a value simply too large for normal production (the leads will likely lay too high above the PCB).

A more common approach is to make use of the Square Root of Sum of the Square method. Use the actual distribution of all valid parts, in case these are not available take the actual specification.

3.1.2 Gull wing leads packages

Looking to the cross section view of an OMP gullwing package ([Figure 15](#)) we recommend to extend PCB heel and toe extensions pads 0.25 to 0.50mm, this will allow a good fillet at both sides of the lead.

A larger heel pad may cause an excess solder condition on the inside of the lead reducing flexibility and increasing stresses on the solder joint.

Pad width should be approximately 60 % of the lead pitch, in case of single lead, PCB pad should be extended 0.125mm to both sides.




Figure 15. Cross section view of an OMP GW package

3.1.3 Leadless package

Design considerations:

- Good symmetry of the leads and pads so that the device can self-center on the pad layout.
- Maximize center pad size, close as possible to maximum value of the exposed pad on the package.
- Allow enough distance between the peripheral pads (0.15 mm minimum recommended) to accommodate the solder mask. This will prevent shorting between two pads or between two leads.
- Electroless Nickel, Palladium immersion Gold (ENEPIG) is the preferred surface finish for the PCB land pads.
- Place as many as possible thermal vias to connect the top and bottom ground copper planes in the PCB under the RF ground pad. Effectiveness of thermal vias diminishes when they are placed farther from the package ground pad.

3.1.3.1 PQFN/HVSON/DFN

The pad layout includes the design of both the center pad and peripheral pads.

Looking to the cross section view of a PQFN package (Figure 16) we recommend extending PCB peripheral pads 0.1 to 0.25mm, this will allow a good fillet at the side wall of the PQFN.

Looking to the front view (Figure 17), we recommend extending the peripheral pad width by 0.025mm to both sides.

Solder mask opening length (when applicable) = PCB land length + 0.1 mm (depending on PCB supplier design rules).

These recommendations are provided as a guideline and may require some fine-tuning for a specific application or process.




Figure 16. Cross section view




Figure 17. Front view of solder joint

3.1.3.2 LGA

LGA footprints may be similar to ones used on a Power Quad Flat Pack No-Lead (PQFN) package.

The solderable area on the mother board should match the nominal solderable area on the LGA package (1:1 ratio) (Figure 18).

NSMD land is recommended to maximize solder joint life.

Solder mask opening length (when applicable) = PCB land length/width + 0.1 mm (depending on PCB supplier design rules).




Figure 18. Cross section view

3.2 PCB land pattern solder mask

The industry has two common concepts on the opening of solder resist:

- Non solder mask defined (NSMD) the solder mask openings are larger than the exposed metal pad (Figure 19).
- Solder mask defined (SMD) the solder mask overlaps the underlying metal pad, which is slightly larger than the solder mask opening (Figure 20).

Selection of NSMD versus SMD should be based on complexity of the board design and board supplier capability for solder mask registration and tolerance.

Solder mask design should follow PCB manufacturer design rules, typically the copper to solder mask and solder mask overlap is 0.075 mm.




Figure 19. NSMD cross section view OMP straight leads package




Figure 20. SMD cross section view OMP straight leads package

Even if the metal pad on the PCB extends beyond the dimensions, it is recommended that a solder mask dam is used to define the solderable area for the lead (Figure 21). This prevents the solder overflow from the lead and wetting the remaining trace

Minimum recommended dam width is 0.2mm.




Figure 21. Solder mask dam cross section view OMP straight leads package

4. Solder paste printing

For applying solder paste you can use either stencil or silk screen printing techniques taking care of standard process control. The aperture dimensions, that is, the length and width and the depth (the stencil thickness) should be made fit for each package type and balanced according the used stencil thickness. Stencil thickness is dictated by all components on the board. The aperture length and width should be selected such that it fits the stencil process.




Figure 22. Stencil printing

4.1 Stencil thickness

It is possible to use a stencil that has a different thickness at different locations, an example of this is the step-stencil. This, however, is only recommended if there is no other solution.

Stencils (Figure 23 Stencil example) are commonly made from metal Nickel alloy; they may be either electro-formed or laser-cut (preferred). Typical stencil thickness is given in Table 1.




Figure 23. Stencil example

Table 1. Stencil thickness

Semiconductor package pitch	Stencil thickness
≥ 0.5 mm	150 μm to 200 μm
0.4 mm to 0.5 mm	100 μm to 125 μm

In most cases, the package will be mounted on a PCB after the rest of the substrate has been populated. A typical process flow includes:

- Solder paste printing.
- Solder preform placement (where required).
- Component placement (including the OMP package).
- Reflow.
- Inspection.

The height of the solder on the PCB pads will depend on the stencil that was used for printing.

4.1.1 Aperture size

Another parameter in the stencil design is the aperture size.

Typically, the stencil apertures are 25µm smaller than the solder lands on all sides. In other words, the solder paste lays 25µm inward from the solder land edge. This usually results in stencil aperture dimensions that are 50µm smaller than the corresponding solder land dimensions.




Figure 24. Solder print to land dimension for NSMDP

One can deviate from above recommendation, for PQFN in some cases stencil apertures size can be designed to a similar dimension or slightly larger as the solder lands size in order to increase the solder volume. Also increasing the stencil thickness can be considered.

With very large solder lands, such as printing solder paste on a heat sink land as used for PQFN, LGA, it is advised to print an array of smaller solder paste deposits, these deposits cover approximately 50-80 % of the total heat sink land area. It is also advised to keep the solder paste away from the edges of this land.

The solder paste pattern for the leads (IO's), should have same coverage ratio as the large solder land. A paste-printing pattern for exposed die pads is illustrated by the example shown in Figure 25.

A PQFN 7x7 with an exposed pad of 4.8 mm x 4.8 mm, for example, can have sixteen solder paste deposits that are arranged in a four-by-four array. The solder paste deposits are 0.85 mm x 0.85 mm, at 1.25 mm pitch.

This way, the solder paste area is 16 x (0.85 mm x 0.85 mm) and dividing this by the exposed pad area 4.8 mm x 4.8 mm yields a solder paste coverage of approximately 50 % of the total pad area.

The land area in this example is 0.05mm larger on all 4 sides.




Figure 25. Example of Solder paste dimensions on the land area for a large die pad

When designing a footprint in NSMDP or SMDP, there is no difference in stencil lay-out.




Figure 26. Solder paste printing on NSMDP (left) and SMDP (right)

No-clean flux solder paste and no-clean flux solder wire should be used, so the PCB and the package do not have to be cleaned after reflowing or manual soldering.

The footprint design describes the recommended solder land on the PCB to make a reliable solder joint between the semiconductor package and the PCB.




Figure 27. Examples of soldered gull wing and straight leads devices




Figure 28. Close up of soldered gull wing and straight leads devices

Common board finishes include NiAu, Organic Solderability Preservative (OSP), and immersion Sn. Although finishes may look different after solder reflow process, and some appear to have better wetting characteristics than others, all common finishes can be used, provided that they are in accordance with the specifications. Examples of other issues in board quality are (i) tolerances on the pad and solder resist dimensions and component placement, (ii) maximum board dimensions, and (iii) flatness. The application board is usually a mix of large and small components together with thermal design features. In board designs where large components or thermal design features are in close proximity to small components, solderability issues may arise (i.e. hotspots).

5. Solder materials

Solder paste and preforms are the most common materials used for soldering of lead packages, [Table 2](#) gives recommendations of the possible combinations.

Leadless packages use only solder paste.

Table 2. Overview of solder pastes and preforms used

Solder type	Gull Wing		Straight Leads	
	Leads	Heat spreader	Leads	Heat spreader
Solder paste	X	X	X	-
Solder preform	-	X	-	X

5.1 Solders

In line with European legislation, it is recommended to use a Pb-free solder paste or preform, although exemptions are granted for selected applications.

A wide variety of Pb-free solder pastes are available, containing combinations of tin, copper, antimony, silver, bismuth, indium, and other elements. The different types of Pb-free solder pastes/preforms have a wide range of melting temperatures.

As a substitute for SnPb solder, the most common Pb-free paste/preforms used is SAC, which is a combination of tin (Sn), silver (Ag), and copper (Cu). These three elements are usually in the range of 3 to 4 % of Ag and 0 to 1 % of Cu, which is near eutectic. SAC typically has a melting temperature of around 217 °C, and it requires a reflow temperature of more than 235 °C ([Table 3](#)).

Table 3. Minimum peak temperature for soldering per alloy (JEDEC J-STD-020E)

Solder	Melting temperature	Minimum peak reflow temperature (measured at the solder joint)
SAC	217 °C	235 °C
PbSn	183 °C	215 °C

Care should be taken when selecting a solder and note that solder types are categorized by solder sphere size. For small packages or fine pitch applications solder paste type 3 or better are recommended.

A no-clean solder paste or preform does not require cleaning after reflow soldering and is therefore preferred, provided that this is possible within the process window. If a no-clean paste is used, flux residues may be visible on the board after reflow.

AMPLEON advises using a preform with pre-applied flux for flange to heat sink attachment. It reduces voids and ensures the required amount of solder. Preforms with pre-applied flux are available in the market.

In case separate flux (manually, like with a brush, pen or dipping) is applied in combination with a preform, extra care needs to be taken not to use excessive amounts of flux. These might increase the chance of voids in the solder joint.

For more information on the solder paste and solder preforms, please contact your solder supplier.

6. Reflow soldering Process

Ampleon advises to use a convection oven rather than a conduction or radiation oven. A convection oven provides a uniform heat and a very controlled temperature ($\pm 2^\circ\text{C}$). Moreover, it allows soldering a wide range of products due to the temperature uniformity. During the reflow soldering process, all parts of the board are subjected to an accurate temperature/time profile.

A temperature profile essentially consists of three phases:

- **Pre-heat:** the board is warmed up to a temperature that lies lower than the melting point of the solder alloy.
- **Reflow:** the board is heated to a peak temperature well above the melting point of the solder, but below the temperature at which the components and boards are damaged.
- **Cooling down:** the board is cooled down, so that soldered joints freeze before the board exits the oven.

The peak temperature during reflow has an upper and a lower limit.

6.1 Lower limit of peak temperature

The minimum peak temperature must be high enough for the solder to make reliable solder joints. This is determined by solder paste characteristics; please contact your solder paste supplier for details.

6.2 Upper limit of peak temperature (Body related)

The maximum peak temperature must be lower than the temperature at which the components are damaged. This is defined by MSL testing of the package. The maximum body temperature (T_c) during reflow soldering depends on the body size and on the demand to respect the package MSL.

Table 4 shows the classification temperature T_c for a Pb-free process according JEDEC J-STD-020E (Moisture/Reflow Sensitivity Classification for Non-hermetic Solid-State Surface Mount Devices). T_c is the maximum allowed body temperature.

Table 4. JEDEC J-STD-020E - T_c for a Pb-free process

Pb-Free Process - Classification Temperatures (T_c)			
Package Thickness	Volume mm^3 <350	Volume mm^3 350 - 2000	Volume mm^3 >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm - 2.5 mm	260 °C	250 °C	245 °C
>2.5 mm	250 °C	245 °C	245 °C

classification temperature (T_c) – The maximum body temperature at which the component manufacturer guarantees the component MSL as noted on the caution and/or bar code label per J-STD-033.

The classification temperature T_c for the different OMP packages can be obtained in [Table 5](#).

Table 5. Tc for different packages

Package type	Package thickness [mm.]	Volume [mm3]	Tc [°C]
PQFN 8x8	1.6 - 2.5	<350	260
PQFN 12x7	1.6 - 2.5	<350	260
DFN 7x6.5	<1.6	<350	260
DFN 4.5x4	<1.6	<350	260
LGA 12x8	<1.6	>350	260
LGA 7x7	<1.6	<350	260
TO 270	1.6 - 2.5	<350	260
OMP 400	> 2.5	350-2000	245
OMP 780 & OMP1	> 2.5	350-2000	245
OMP 1230	> 2.5	350-2000	245

6.3 Upper limit of peak temperature (Board related)

The maximum peak temperature must be lower at which the boards are damaged.

This is a board characteristic; please contact your board supplier for details.

6.4 Reflow Profile

The second phase in the reflow profile is the reflow zone, in which the solder melts and forms soldered joints. The minimum peak temperature, in which all solder joints in the cold as well as the hot spots must reach, depends on the solder alloy. However, no region on the board may surpass a maximum peak temperature, as this would result in component and/or board damage. Even if the cold and hot spots start the reflow phase with roughly the same temperature, the hot spots will reach a higher peak temperature than the cold spots. Yet, both the hot spots and the cold spots must lie within the allowed peak temperature range. This may require some tweaking of the oven temperature settings and conveyor belt speeds. In extreme cases, even the board layout may have to be optimized to limit the temperature difference between the cold and the hot spots.

When reflow soldering, the peak temperature should never exceed the temperature at which either the components or the board are damaged. For reflow soldering with SAC, the peak temperature should be larger than 235 °C.




Figure 29. Fitting both the hot and cold spots into the required peak temperature range

The black lines in Figure 29 represent the actual temperature profiles for a number of different spots on a board. The bottom line represents the cold spot, and the top line corresponds to the hot spot. The blue line represents the minimum allowed peak temperature and the red line is the maximum allowed peak temperature. At the top left, some regions on the board are exposed to temperatures that are too high, resulting in damage. At the bottom left, some regions on the board are exposed to temperatures that are too low, resulting in unreliable joints. At the right, all of the regions on the board have peak temperatures that fall within the upper and lower limits.

6.5 An example of a reflow profile using SAC solder:

The reflow soldering profile should be calibrated with a thermocouple glued under the device to prevent a temperature offset.

Peak temperature in any of package main parts (leads, flange, and cap) should not exceed recommended T_c values on Table 5, exceeding that temperature, device characteristics may degrade, or device may even be damaged.

All reflow activities were performed in a belt oven with an inert atmosphere (Nitrogen - N₂). During calibration, the zone temperature and belt speed are varied and the temperature of the device temperature monitored and compared to the JEDEC recommendations (Table 6) and solder paste supplier recommendations.

Table 6. SAC Reflow profile classification (JEDEC J-STD-020E)

Parameter	Units	Specification	Comments
Time above liquidus	s	60 – 150	SAC Liquidus is 217 °C
Ramp-up slope (max)	°C/s	3	Heating-up rate
Max. package temperature	°C	245-260	Package size dependent
Liquidus temperature	°C	217	Melting point
Time to peak temperature	mins	8 (max)	
Average ramp-down rate	°C/s	6 (max)	Cooling-down rate

A sample of reflow profile shown in Figure 30.




Figure 30. Sample reflow profile – SAC solder

7. Inspection

Non-destructive vision/optical inspection methods are preferred to verify soldering quality.

Common methods for design and process development purposes are:

- Manual or automatic optical inspection.
- Examination by X-ray.
- SAM (Scanning Acoustic Microscope).
- Cross-sectional analysis.
- Dye penetration test.

7.1 Optical inspection

Easiest method for solder joint inspection is through optical inspection to look for solder joint profile and visual defects like shorts, misalignment.




Figure 31. Visual appearance straight leads device



Figure 32. Visual appearance gullwing device

7.2 X-ray inspection

It's an efficient inline control to detect soldering defects such as poor soldering, bridging, voiding and missing parts. Some defects such as broken solder joints are not easily detectable by X-ray.

Void levels do provide confidence in the materials and soldering process.

Figure 33 shows typical X-ray photographs of an overmold package.




Figure 33. X-ray of a soldered device

Generally, the extent of voiding depends on the board pad size, the stencil layout, the solder paste, the reflow profile, the via layout and solderability of PCB/package.

7.3 SAM (Scanning Acoustic Microscope)

This method is used to examine in particular the interface between the exposed heat spreader/flange and the heat sink, as it is not easily detectable by X-ray. Variability in gray scale (dark – bright) indicates presence of voids.

The solder interface between the flange and heat sink have been inspected as shown in Figure 34. This provides information on the quality of the soldered interface (based on the level of voids). This technique can also be applied to assess the soldering quality of the leads to the PCB.

The introduction of finished PCBs into a DI water bath is considered a reliability risk, if parts will be used after SAM, dry bake should be performed, 8 hours at 125°C (typical conditions may differ depending on application).




Figure 34. SAM of soldered interface between flange & heat sink

7.4 Cross-sectional analysis

Cross-sectioning can offer detailed information about the solder joint quality.

Since it's a destructive method, cross-sectioning during monitoring is naturally not practical and it's indicated for development and failure analysis.

Figure 35 shows typical cross section of LGA component.




Figure 35. LGA cross section

8. Reworking

Although repair of solder joints is generally possible, it can be challenging and require proper optimization. Difficulty will vary depending on package type and PCB design.

A package lead or a land pad in case of a leadless package not soldered properly may be repaired by heating it with the tip of a soldering iron. In that case, it is sufficient to heat the lead/pad until the solder melts completely, and a new device should not be necessary.

The soldering iron temperature must be set such that the package surface temperature doesn't exceed its maximum allowed temperature. Soldering iron should also be ESD compliant.

In other situations, if a defective component is observed after board assembly, there may be a need to replace the package. In that case, the rework process should consist of the following steps:

- Removal of old package.
- Site preparation.
- Solder application.
- New package placement.
- Soldering new package.

8.1 Removal of the package

It is recommended to use rework station with a hot plate combined with hot air heat transfer (Figure 36 – setup for bottom and top heating).




Figure 36. Setup schematic – package removal

Rework station equipment should be able to control:

- Temperature and time for bottom heating.
- Temperature, time, distance and air flow for top heating.
- Temperature profile should be adaptable to different packages sizes and thermal masses.
- Ensure that the peak temperature and temperature ramps are according with the standard reflow process.

Mounting and soldering of RF transistors in overmolded plastic packages

- High mechanical forces shouldn't be applied to remove or move component, this can compromise future failure analysis on the component or/and PCB. It is recommended to use vacuum pipette (ESD safe).




Figure 37. Key rework station parameters

The process steps are as follows:

- Dry-bake (remove moisture from the PCB) for 8 hours at 125°C (typical conditions, may differ depending on application).
- Pre heat (uniform temperature in board) on hotplate with a temperature of 125°C (typical conditions, may differ depending on application).
- Reflow component to rework using the hot air. The Nozzle size and heat flow should be optimized to keep heat flow localized and still allow the melting of the solder on the component.
- Package removal: as soon as the solder melts, lift the package off the PCB using a vacuum nozzle. Do not lift the package before the solder in the joints has melted completely, as this may damage the package and the PCB.

Throughout this process, care must be taken that there are no contacts with neighboring components.

8.2 Site preparation

After the package has been removed, the PCB pads must be prepared for the new package. Prepare the pads by removing any excess solder and/or flux remains. Ideally this is done on an appropriate de-soldering station. Alternately, use a soldering iron set to the temperature specified for the solder that was originally used to attach the package. Clean the pads using the soldering iron and solder wick, or another in-house technique. Note: use a temperature that is needed to just liquefy the solder but that does not damage the PCB.

After most of the solder has been removed from a solder land, a very thin layer of solder will be left, on top of a few intermetallic layers. In the case of Cu pads, for example, there will be layers of Cu₃Sn, Cu₆Sn₅, and finally solder, on top of the Cu. The top layer of solder is easily solderable.




Figure 38. Overheating and Cu_3Sn formation

If, however, the pad is heated too much during removal of the rejected IC package, and during site preparation, the top two layers will also be converted into Cu_3Sn (Figure 38), in that case, there will only be the Cu_3Sn inter-metallic layer on top of the Cu. Unfortunately, Cu_3Sn is hardly wettable. As a result, it will become very difficult to solder the replacement package at this location. Therefore, care must be taken during reject package removal and site redress, that the solder lands are heated only as much as is absolutely necessary.

8.3 Solder application

A mini stencil is preferable method to apply solder.

Stencil should have same design as the stencil used in normal assembly of the component (thickness, apertures, pattern).

In case space constrains due to other components nearby and mini stencil cannot be used, solder paste dispense method can be used. Make sure that solder volume is consistent across all packages leads/pads.

After solder application solder volume must be visually controlled.

8.4 Placement of the new package

Mount a new package in much the same way as the original package was mounted. Re-use of removed packages is not recommended.

In case manual mounting, use a good optical system (e.g. microscope with min 25x magnification) for placement and alignment of package.

8.5 Soldering of the new package

New package should be soldered to the PCB in the same manner as the original package.

In case reflow furnace is not possible, same method as used for the package removal can be used (hot plate combined with hot air nozzle), heating/cooling profile should have ramp rates and peak temperatures similar to the initial reflow.

9. Appendices

9.1 Appendix I: MSL

MSL (Moisture Sensitivity Level).

If there is moisture trapped inside a plastic over molded surface mount package, and the package is exposed to a reflow temperature profile, the moisture may turn into steam, which expands rapidly. This may cause damage to the inside of the package (delamination), and it may result in a cracked semiconductor package body (the popcorn effect). A package’s MSL, depends on the package characteristics and on the temperature it is exposed to during reflow soldering.

MSL level are determined according JEDEC standard J-STD-020E [1]. Depending on the damage after this test, an MSL of 1 (not sensitive to moisture) to 6 (very sensitive to moisture) is attached to the semiconductor package. For every plastic over molded product, this MSL is given on a packing label on the shipping box. An example of a packing label is given in Figure 39.



Figure 39. Example of MSL information on packing label

An MSL corresponds to a certain out-of-bag time (or floor life). If semiconductor packages are removed from their sealed dry-bags and not soldered within their out-of-bag time, they must be baked prior to reflow, to remove any moisture that might have soaked into the package. MSLs and temperatures on the packing labels are always to be respected. Naturally, this also means that semiconductor packages with a critical MSL may not remain on the placement machine between assembly runs. Nor should partial assembled boards, between two reflow steps, be stored longer than indicated by the MSL level.

The semiconductor package floor life, as a function of the MSL, can be found in Table 7.

Table 7. MSL levels (J-STD-020E)

MSL	Floor life	
	Time	Conditions
1	Unlimited	≤ 30 °C / 85 % RH
2	1 year	≤ 30 °C / 85 % RH
3a	4 weeks	≤ 30 °C / 85 % RH
3	168 hours	≤ 30 °C / 85 % RH
4	72 hours	≤ 30 °C / 85 % RH
5	48 hours	≤ 30 °C / 85 % RH
5a	24 hours	≤ 30 °C / 85 % RH
6	6 hours	≤ 30 °C / 85 % RH

Note: MSL 6 packages must be baked before use, after which they have a 6-hour floor life.

9.2 ESD

Damage to semiconductors from Electro Static Discharge (ESD) is a major cause of rejects and poses an increased risk to miniaturized packages. Electrostatic charge can be stored in many things, for example, fiber clothing, moving machinery, objects with air blowing across them, plastic storage bins, sheets of paper stored in plastic envelopes, paper from electrostatic copying machines, and people. Electrostatic discharge is the transfer of an electrostatic charge between bodies at different potentials and occurs with direct contact or when induced by an electrostatic field. Generally, ESD devices are marked with warning sign as in [Figure 40](#).



Figure 40. ESD warning signal.

9.2.1 Workstations for handling ESD sensitive components

[Figure 41](#) shows a working area suitable for safely handling electrostatic-sensitive devices. The following precautions should be observed:

- Workbench and floor surface should be lined with anti-static material.
- Persons at a workbench should be earthed via a wrist strap and a resistor.
- All mains-powered equipment should be connected to the mains via an earth leakage switch.
- Equipment cases should be grounded.
- Relative humidity should be maintained between 40 % and 50 %.
- An ionizer should be used to neutralize objects with immobile static charges in case other solutions fail.
- Keep static materials, such as plastic envelopes and plastic trays away from the workbench. If there are any such static materials on the workbench remove them before handling the semiconductor devices.
- Refer to the current version of the handbook EN 100015 (CECC 00015)^[3] “Protection of Electrostatic Sensitive Devices” ([see 11](#)), which explains in more detail how to arrange an ESD protective area for handling ESD sensitive devices.




Figure 41. Example of a work station

9.2.2 Receipt and storage of components

Packing for electrostatic devices should be made of anti-static/conductive materials.

Warning labels on both primary and secondary packing show that the contents are sensitive to electrostatic discharge. The electronic components should be kept in their original packing whilst in storage. If a bulk container is partially unpacked, the unpacking should be done at a protected workstation. Any electronic components that are stored temporarily should be re-packed in conductive or anti-static packing or carriers.

9.2.3 PCB assembly

All tools used during assembly, including soldering tools and solder baths, must be grounded. All hand tools should be of conductive or anti-static material and where possible should not be insulated. Standard precautions for manual handling of electrostatic-sensitive devices need to be followed.

10. Abbreviations

Table 8. Abbreviations

Acronym	Description
AOI	Automatic optical inspection
DFN	Dual Flat pack No leads
ENEPIG	Electroless Nickel, Electroless Palladium, Immersion Gold
HVSON	Thermal enhanced very thin small outline; no leads
LGA	Land Grid Array
MSL	Moisture Sensitivity Level
MTTF	Mean Time To Failure
NSMDP	Non-Solder Mask Defined Pads
OMP (packages)	Over-Molded Plastic
OSP	Organic Solderability Preservative
PA	Power Amplifier
PCB	Printed Circuit Board
PQFN	Power Quad Flat No-Leads
Ra	Average Roughness
RF	Radio Frequency
RH	Relative Humidity
SAC (solder)	Sn (Tin) Ag (Silver) Cu (Copper)
SMDP	Solder Mask Defined Pads
SnPb (solder)	Sn (Tin) Pb (Lead)
TO	Transistor Outline

11. References

[1] **IPC/JEDEC J-STD-020**

Joint IPC/JEDEC Standard for Moisture/Reflow, Sensitivity Classification for Non hermetic Surface Mount Devices

[2] **IPC-7351**

Generic requirements for Surface Mount Design and Land Pattern Standard, IPC

[3] **EN 100015/CECC 00015**

Protection of Electrostatic Sensitive Devices, European Standard

[4] **3997.750.04888**

Quality reference handbook, Ampleon

[5] **IPC-A-610**

Acceptability of Electronic Assemblies, IPC

[6] **MIL-STD-883**

Test Methods standard microcircuit

12. Legal information

12.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Ampleon does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

12.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Ampleon does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Ampleon takes no responsibility for the content in this document if provided by an information source outside of Ampleon.

In no event shall Ampleon be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Ampleon' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Ampleon.

Right to make changes — Ampleon reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Ampleon products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Ampleon product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Ampleon and its suppliers accept no liability for inclusion and/or use of Ampleon products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Ampleon makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Ampleon products, and Ampleon accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Ampleon product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Ampleon does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Ampleon products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Ampleon does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Terms and conditions of commercial sale — Ampleon products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.ampleon.com/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Ampleon hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Ampleon products by customer.

12.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

13. Contents

1. Introduction	3	7. Inspection	26
1.1 General (mounting recommendations RF power)	3	7.1 Optical inspection	26
1.2 Definition	3	7.2 X-ray inspection.....	26
1.3 Main product groups	3	7.3 SAM (Scanning Acoustic Microscope)	27
1.3.1 Lead packages.....	3	7.4 Cross-sectional analysis.....	28
1.3.1.1 OMP	3	8. Reworking	29
1.3.1.2 TO	4	8.1 Removal of the package.....	29
1.3.2 Leadless packages	5	8.2 Site preparation	30
1.3.2.1 PQFN	5	8.3 Solder application.....	31
1.3.2.2 HVSON (DFN).....	5	8.4 Placement of the new package	31
1.3.2.3 LGA.....	5	8.5 Soldering of the new package	31
2. Application board	7	9. Appendices	32
2.1 Lead packages.....	7	9.1 Appendix I: MSL	32
2.2 Leadless packages	8	9.2 ESD.....	34
3. Board Design	9	9.2.1 Workstations for handling ESD sensitive components.....	34
3.1 PCB land pad design	9	9.2.2 Receipt and storage of components	35
3.1.1 Straight leads packages.....	9	9.2.3 PCB assembly.....	35
3.1.1.1 Heatsink cavity	10	10. Abbreviations	36
3.1.1.2 Gull wing leads packages	11	11. References	37
3.1.3 Leadless package	12	12. Legal information	38
3.1.3.1 PQFN/HVSON/DFN	12	12.1 Definitions.....	38
3.1.3.2 LGA.....	13	12.2 Disclaimers.....	38
3.2 PCB land pattern solder mask.....	14	12.3 Trademarks	38
4. Solder paste printing	16	13. Contents	39
4.1 Stencil thickness	16		
4.1.1 Aperture size.....	17		
5. Solder materials	21		
5.1 Solders	21		
6. Reflow soldering Process	22		
6.1 Lower limit of peak temperature	22		
6.2 Upper limit of peak temperature (Body related).....	22		
6.3 Upper limit of peak temperature (Board related)	23		
6.4 Reflow Profile.....	23		

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© Ampleon Netherlands B.V. 2023. All rights reserved.

For more information, visit: <http://www.ampleon.com>
 For sales office addresses, please visit: <http://www.ampleon.com/sales>

Date of release: 14 August 2023

Document identifier: AN11183#7