AR211125 ART150PEG, 40MHz v1.0 – 02 September 2021



Document information				
Status	General Publication			
Author(s)	Yevhen Tymofieiev			
Abstract	Measurement results of a 40MHz generator with the ART150PEG			

ART150PEG

40MHz

1. Revision History

Revision	Date	Description	Author
1.0	2021.09.02	Initial document	Yevhen Tymofieiev

2. Contents

1.	Revision History	2
2.	Contents	2
3.	List of figures	2
4.	List of tables	2
5.	Description	3
5.1	General description	3
5.2	Theory of operation	
5.3	Design recommendations	5
6.	Electrical characteristics	6
6.1	General characteristics	
6.2	Power sweep	
6.3	Optimal voltage supply of driver section	8
7.	Thermal characteristics	9
8.	Hardware	10
8.1	Bill of materials	10
8.2	Component mapping	
Boa	ard specifications	
8.3	Demo markings	12
9.	Legal information	13
9.1	Definitions	13
9.2	Disclaimers	13
9.3	Trademarks	13
9.4	Contact information	13

3. List of figures

3
4
7
8
9
11
-

4. List of tables

Table 1: Report revisions	2
Table 2: Electrical characteristics	6
Table 3: Output power and efficiency as a function of drain voltage	7
Table 4: Output power and efficiency as a function of voltage supply of driver section	8
Table 5: Bill of Materials	10
Table 6: Board specifications	12
Table 7: Device specifics	12

ART150PEG

This report presents the measurement results of the generator demo AR211125. The device used is ART150PEG, Advanced Rugged Technology (ART) LDMOS power transistor. The presented demo is operating at 40MHz.




Figure 1 Demo front view

AR211125

40MHz

ART150PEG

5.2 Theory of operation

The demo lineup consists of a 40MHz clock U1, gate driver U2, pre-distortion network, LDMOS transistor Q1 and the output matching (*Figure 1*).

40MHz clock U1 is the crystal oscillator with digital CMOS output. It provides the signal to Schmitt trigger at the non-inverting input of the gate driver U2. The output stage of the driver U2 is connected to the gate of Q1 via current limiting resistor R1 and pre-distortion network (L1, C6). The pre-distortion network is boosting the rise and fall times of the pulse on the capacitive gate of Q1 and therefore reduces the losses in transistor Q1 during the switching between low (0V) and high (7-11V) states. The output matching network provides a proper transformation ratio and helps to reduce the level of harmonics.

Output RF power at the connector X1 can be regulated with variable V_{DD} coming from the switching mode power supply (SMPS) in the range of 5 to 150W.




Figure 2 Schematic

5.3 Design recommendations

The frequency of operation is set by the clock U1 and can be adjusted by the IC supplier on request. The output matching supports the 40-42MHz frequency range.

The nominal output power is 150W at 50 Ohm load. For long-term operation at higher output power or in certain mismatch conditions check the junction temperature and MTF in "RF Power Lifetime Calculator" at <u>https://www.ampleon.com/</u>.

Demo works in high-efficiency mode close to class E. Long-term operation with $V_{DD} > 60V$ is not recommended because of possible voltage overshoot at the drain of Q1.

Because of the high impedance of the interface between U1 and U2, the line on PCB is kept as short as possible. Local SMD shield covering U1, U2 and all the peripheral components might help to reduce coupling from the output matching.

The pre-distortion network might create positive and negative voltage spikes outside of the safe operating region of the gate driver U2. It is important to dump those spikes using R1.

The gate driver U2 could be driven directly from the microcontroller to enable output power adjustment via pulse-width modulation (PWM).

It is possible to run the demo in pulsed mode by applying the modulation/enable signal to pin1 of U1. When operating in this mode, it might be necessary to check the ripple current in capacitor C12.

C10, C13, C16 can be replaced with 1111 capacitors for a slight improvement in electrical characteristics. Several 0805 capacitors can be used in parallel in order to reduce equivalent series resistance (ESR).

As explained in chapter 7, two inductors 2222SQ-221GE (L4, L5) connected in parallel can be replaced with one inductor 1010VS-111ME.

ART150PEG

6. Electrical characteristics

6.1 General characteristics

Table 2:Electrical characteristics

CW operation; 50R load; RF power measured after LPF; Tbaseplate = 40°C

Symbol	Parameter	Unit	Min	Тур	Max
F	Frequency range of output matching ¹	MHz	40	-	42
V _{DD}	Drain voltage of LDMOS section	V	10	-	60
I _{DD}	Current consumption of LDMOS section	А	-	3.2	-
V _{DRIVER}	Voltage supply of driver section	V	5	9	12
Idriver	Current consumption of driver section	mA	-	80	-
Роит	Output power ²	W	-	150	-
Π _{DRAIN}	Drain efficiency ³	%	-	86.3	-
Π _{LINEUP}	Lineup efficiency ³	%	-	86.0	-
PDISS	Dissipated power	W	-	25	-
H ₂	Level of 2 nd harmonic	dBc	-	-18	-
H ₃	Level of 3rd Harmonic	dBc	-	-35	-

¹ The exact frequency of operation is set by the clock U1

 $^{\rm 2}$ Typical output power of 150W is achieved with V_{DD} = 56V

³ Measured at 40MHz

40MHz

40MHz

ART150PEG

6.2 Power sweep


 Table 3:
 Output power and efficiency as a function of drain voltage

F = 40MHz; CW operation; 50R load; V_{DRIVER} = 9V ; RF power measured after LPF; Tbaseplate = 40°C

V_{DD}, \vee	I _{DD} , A	P _{out} , W	Ŋ drain, %	Ŋ lineup, %	₽ _{DISS} ², W
10	0.689	5.2	75.5	68.5	1.7
15	0.973	11.6	79.5	75.8	3.0
20	1.25	20.4	81.6	79.4	4.6
25	1.52	31.6	83.2	81.6	6.4
30	1.78	45	84.3	83.2	8.4
35	2.03	60.8	85.6	84.7	10.3
40	2.3	79	85.9	85.2	13.0
45	2.55	99.1	86.4	85.8	15.7
50	2.8	121	86.4	86.0	19.0
55	3.05	145	86.4	86.1	22.8
60	3.29	170	86.1	85.8	27.4
65 ¹	3.5	191	85.3	85.0	33.0

¹ Long-term operation at V_{DD} > 60V is not recommended

² Power dissipated in transistor Q1 and output matching





All information provided in this document is subject to legal disclaimers.

AR211125

© Ampleon The Netherlands B.V. 2021. All rights reserved.

40MHz

6.3 Optimal voltage supply of driver section

Driver IC ISL55111 (U2) has separate supply pins for the logic section and half-bridge drivers. The best demo lineup efficiency is achieved with a 9V supply at the half-bridge driver section of U2.

Table 4: Output power and efficiency as a function of voltage supply of driver section

F = 40MHz; CW operation; 50R load; RF power measured after LPF; $T_{BASEPLATE} = 40^{\circ}C$

V_{DD} , V	V_{DRIVER}, V	I _{driver} , mA	P _{out} , W	Ŋ drain, %	Ŋ lineup, %
50	5	40	104	80.0	79.9
50	7	58	120	86.0	85.8
50	9	78	121	86.4	86.0
50	11	94	121	86.4	85.8
60	5	40	113	69.5	69.4
60	7	58	167	85.4	85.2
60	9	78	170	86.1	85.8
60	11	94	170	86.1	85.7




Figure 4 Output power and lineup efficiency as a function of voltage supply of driver section; F = 40MHz; $V_{DD} = 60V$

ART150PEG

7. Thermal characteristics

The board has been measured during RF operation with an IR camera to detect hotspots. Test conditions:

 $F = 40MHz; V_{DD} = 56V; V_{DRIVER} = 9V;$

Pout = 150W CW, 50R load, RF power measured after LPF;

TBASEPLATE = 40°C




Figure 5 IR picture

The board has two hotspots – L4, L5. Both get a temperature rise of 90°C.

Those two 220nH 5A inductors 2222SQ-221GE connected in parallel were used in the demo design because of the tight $\pm 2\%$ tolerance. It is possible to replace L4 and L5 just with one 111nH 22A inductor 1010VS-111ME. It is up to the customer to decide if $\pm 20\%$ tolerance of 1010VS-111ME can provide sufficient yield in mass production.

ART150PEG

8. Hardware

8.1 Bill of materials

Table 5: Bil	l of Materials					
Designator	Group	Value	Tolerance	Name	Manufacturer	Quantity
A1	Shield			2118706-2	TE	1
C1, C2, C5, C8	Capacitor	1uF	±10%	0603YC105KAT2A	AVX	4
C3, C4	Capacitor	1000pF	±5%	06035A102JAT2A	AVX	2
C6	Capacitor	2200pF	±5%	06035A222JAT2A	AVX	1
C9, C11, C18, C19, C20	Capacitor	680pF	±5%	VJ0805D681KXBAJ	Vishay	5
C10	Capacitor	43pF	±5% ¹	08051U430JAT2A	AVX	1
C12	Capacitor	10uF 80V	±20%	EEE-FN1K100XL	Panasonic	1
C13	Capacitor	130pF	±5% ¹	08052U131JAT2A	AVX	1
C16	Capacitor	100pF	±5% ¹	08052U101JAT2A	AVX	1
L1	Inductor	22nH	±5%	LQW18AN22NJ00D	Murata	1
L3	Inductor	160nH	±2% ¹	2222SQ-161GE	Coilcraft	1
L4	Inductor	22nH	±5% ¹	WA3096-AL	Coilcraft	1
L5, L6	Inductor	220nH	±2% ¹	2222SQ-221GE	Coilcraft	2
Q1	Transistor			ART150PEG	Ampleon	1
R1	Resistor	1R	±1%	ERJ-PA3J1R0V	Panasonic	1
R2	Resistor	3.3k	±0.5%	ERA-3AED332V	Panasonic	1
R3	Resistor	2.2k	±0.5%	ERA-3AED222V	Panasonic	1
U1	IC	40MHz		SG5032CCN 40.000000M-HJGA3	Epson	1
U2	IC			ISL55111	Renesas	1

¹ Tolerance is critical for the assembly yield. Use 1% or 2% tolerance for the best results.

² Could be replaced with 1111 capacitors for a slight improvement in electrical characteristics. Several 0805 capacitors can be used in parallel (C14, C15, C17) in order to reduce equivalent series resistance.

³ Square wave oscillator. When changing the frequency, adjust C10, C13, C16, L3-L5

AR211125

ART150PEG

40MHz

8.2 Component mapping




Figure 6 Component mapping

ART150PEG

AR211125

40MHz

Board specifications

Table 6: Board specifications					
Parameter	Value				
Manufacturer	EMC				
Туре	EM-827BI (Lead free FR4)				
Dk	4.8 @ 1MHz 4.2 @ 1GHz				
Df	0.018 @ 1MHz 0.019 @ 1GHz				
Laminate thickness	0.5mm / 1 oz.				
Layers	2, top/bottom. Bottom all copper				
Board specifics	Transistor Q1 is mounted on an I-shaped copper insert (coin)				
Board dimensions	60 x 25mm				

8.3 Demo markings

Table 7:	Device specifics	
Parameter		Value
Manufacture	er	Ampleon
Device		ART150PEG
PCB markin	g	ART150PEG 40MHz GEN

ART150PEG

9. Legal information

9.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Ampleon does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

9.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Ampleon does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Ampleon takes no responsibility for the content in this document if provided by an information source outside of Ampleon.

In no event shall Ampleon be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Ampleon's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Ampleon.

Right to make changes — Ampleon reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Ampleon products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Ampleon product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Ampleon and its suppliers accepts no liability for inclusion and/or use of Ampleon products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

9.4 Contact information

For more information, please visit: http://www.ampleon.com

For sales office addresses, please visit: http://www.ampleon.com/sales

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Ampleon makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Ampleon products, and Ampleon accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Ampleon product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Ampleon does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Ampleon products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer's third party customer's. Ampleon does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

9.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Any reference or use of any 'NXP' trademark in this document or in or on the surface of Ampleon products does not result in any claim, liability or entitlement vis-à-vis the owner of this trademark. Ampleon is no longer part of the NXP group of companies and any reference to or use of the 'NXP' trademarks will be replaced by reference to or use of Ampleon's own trademarks.

40MHz